# A LOW-COMPLEXITY DATA WEIGHTED AVERAGING (DWA) ALGORITHM IMPLEMENTATION 

Ramón López-Holloway ${ }^{*}$ and Miguel Garcia<br>Instituto Nacional de Astrofísica Óptica y Electrónica, Luis Enrique Erro No.1, Puebla, Mexico, C.P. 72840, Departamento de Electrónica.

holloway@inaoep.mx, mgarcia@inaoep.mx


#### Abstract

A low-complexity digital control for implementing the Data Weighted Averaging (DWA) algorithm is presented. In order to verify the logical operation, transistor level simulations are performed with HSPICE. The $0.35 \mu \mathrm{~m}$ standard CMOS technology is used for transistor level simulations.


## 1. INTRODUCTION

Dynamic Element Matching (DEM) and Error Shaping have become very important linearization techniques in high resolution DACs and multibit Sigma-Delta modulators [1][2]. The DEM schemes are implemented with unitary elements steering DACs. The way the elements are selected gives the name to the algorithm, and this result in a given characteristic of dynamic matching. Some of the most important are: Individual Level Averaging (ILA), Clocked Averaging (CLA), Random Averaging, and Data Weighted Averaging (DWA) [1][2][3][4]. One of the simplest DEM scheme is the Data Weighted Averaging (DWA) [3] which selects the unitary elements cyclically. The main characteristic of the DWA is the capability to shape the spectrum of the mismatch error as a first order high-pass filter [3][5]. Although the concept of selecting the elements of the DWA is not complex; just a few papers explain the way it was implemented. The most common used approaches are the carrousel [6] and the barrel shifter [1]. Other works mention that a state machine is used. The main drawback of the carrousel method is that every stage must wait for the previous stage to settle, thus speed is limited. On the other hand, complexity of a barrel shifter increases exponentially with the numbers of inputs. An approach to implement the DAW algorithm with good compromise among speed, area, and complexity is presented in this paper.


Figure 1. Block Diagram of the digital implementation of the DWA DEM.

| $\ln$ | Pr | Dpr |
| :---: | :---: | :---: |
| 2 | 2 | 0 |
| 4 | 6 | 2 |
| 6 | 4 | 6 |

Figure 2. Sequence for $\mathrm{In}, \mathrm{Pr}$, and DPr

## 2. DIGITAL CONTROL IMPLEMENTATION

The proposed digital system to implement the DWA DEM is presented in Fig. 1. It is very similar to the barrel shifting approach [1], i.e., a full adder, a sum data, and delayed pointers are used. However, in our approach the barrel shifter or carrousel are replaced by a simple logic AND/Or operation block.

In order to explain the logical operation, a signal level analysis is presented. The data of the pointer $(\mathrm{Pr})$ is the sum of the delay pointer (Dpr) and the input (In) sequence. $\mathrm{Pr}, \mathrm{DPr}$ and In must be coded as positive binary integers. In this case 3 bits are used. Assuming an input data sequence of 2,4 , and 6 , with 0 as the initial condition of the DPr , the sequence for Pr and Dpr is shown in Fig 2. The output sequence is better understood analyzing for the case $\mathrm{In}=4$. Since the last data is 2 , then

[^0]|  |  | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dprt | 2 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | $\mathbf{1}$ | $\mathbf{1}$ |
| Prt | 6 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

(a)

|  |  | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{Dprt}}$ | 2 | 1 | 1 | $\mathbf{1}$ | 1 | 1 | 0 | 0 | $\mathbf{0}$ |
| Prt | 6 | 0 | 1 | $\mathbf{1}$ | 1 | 1 | 1 | $\mathbf{1}$ | 1 |
| AND | $\mathbf{0}$ | 1 | $\mathbf{1}$ | 1 | 1 | 0 | 0 | 0 |  |

(b)

|  |  | T7 | T6 | T5 | T4 | T3 | T2 | T1 | TO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { Dprt }}$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| Prt | 2 | O | 0 | 0 | 0 | O | 1 | 1 | 1 |
| AND |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

(c)

Figure 3. Logical Analysis for thermometer coded pointers. a) $I n=4, D p r=2 . \mathrm{b})$ Inverting $D P r t$. c) $\mathrm{In}=2, D P r=0$
$\mathrm{DPr}=2$ and $\mathrm{Pr}=6$. Pr and DPr are coded to thermometer code $\left(\mathbf{P r}_{\mathbf{T}}, \mathbf{D P r}_{\mathbf{T}}\right)$, see Fig. 3(a). It can be seen that if $\mathbf{D P r}_{\mathbf{T}}$ is inverted, and bitwise ANDed to $\mathbf{P r}_{\mathbf{T}}$, the result is that $T 6, T 5, T 4$, and $T 3$ are " 1 ", and the rest are" 0 ", see Fig 3(b). If the same analysis is done for the case In=2, Fig. 3(c), then $T 1$ and $T 2$ are "1", and the rest are " 0 ", which represents the output sequence of the DWA DEM. It is necessary to point out that for this case the thermometer is coded from $T 0$ to $T 7$, which represents 8 elements. In a normal 3-bits-to-thermometer code the outputs are coded from $T 1$ to $T 7$. This is because a 3-bits full adder is used, and the sequence for " 000 " must be decoded. Thus, the full adder performs the modulo- 8 operation between In and Dpr. As a result the output sequence is shifted by 1 , but this does not divert the signal processing of the DEM. For the case $\mathrm{In}=6$ and Dpr=6, then $\operatorname{Pr}$ should be 12, but the results is $\operatorname{Pr}=4$ due to maximum count is 8 , then the carry is 1 and the operation $6 \operatorname{Mod} 86=4$ is performed. Again, $\operatorname{Pr}$ and Dpr are coded to thermometer code and $\mathbf{D p r}_{\mathbf{T}}$ is inverted, see Fig 4. For this case the output is obtained with the logical bitwise Or operation between $\mathbf{P r}_{\mathbf{T}}$ and $\mathbf{D P r} \mathbf{T}_{\mathbf{T}}$. Thus, the logical equation of the above operations is

$$
\begin{equation*}
T_{i}=\left(\operatorname{Pr}_{i}+\overline{\mathrm{DPr}}_{i}\right) \cdot C_{O}+\left(\operatorname{Pr}_{i} \cdot \overline{\mathrm{DPr}}_{i}\right) \cdot \bar{C}_{O} \tag{1}
\end{equation*}
$$

The final output sequence for the previous data is shown in Fig. 5. This system was also implemented at level transistor using CMOS $0.35 \mu \mathrm{~m}$ standard technology. Figure 6 shows the results obtained with HSPICE for $\mathrm{In}=5$. The obtained time delay is 3.62 nS .

|  |  | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dprt | 6 | $\mathbf{0}$ | 1 | 1 | 1 | 1 | 1 | $\mathbf{1}$ | 1 |
| Prt | 4 | O | O | $\mathbf{0}$ | 1 | 1 | 1 | $\mathbf{1}$ | 1 |

(a)

|  |  | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{Dprt}}$ | 6 | 1 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| Prt | 4 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | $\mathbf{1}$ | 1 |
| OR | 1 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | 1 | 1 | 1 | $\mathbf{1}$ | 1 |

(b)

Figure 4. Logical analysis for thermometer coded pointers. a) In $=6, D P r=4$ b) Inverting $D P r_{T}$.

| In | S 7 | S 6 | S 5 | S 4 | S 3 | S | S 1 | S 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O | O | O | O | O | O | O | O | O |
| 2 | O | O | 0 | O | O | 1 | 1 | O |
| 4 | O | 1 | 1 | 1 | 1 | O | O | O |
| 6 | 1 | O | O | O | 1 | 1 | 1 | 1 |

Figure 5. Final output sequence


Figure 6. Simulation results with HSPICE. Input is held constant to $\mathrm{In}=5$.

## 3. CONCLUSIONS

A low-complexity and efficient digital control for implementing the Data Weighted Averaging (DWA) algorithm has been proposed. This approach presents good trade off between speed and area. Simulation result presents a time delay of 3.62 ns using $0.35 \mu \mathrm{~m}$ standard CMOS technology.

## 4. REFERENCES

[1] S. T. Norsworthy, R. Schreier, and G. C. Temes, "Delta-Sigma data converters theory, design and simulation", IEEE Press, Ed. 1, New York 1997.
[2] B. H. Leung, and S. Sutarja, "Multibit $\Sigma-\Delta$ A/D converter incorporating a novel class of dynamic element matching techniques", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 39, No. 1, January 1992, pp 35-51
[3] R. T. Baird, and T. S. Fiez, "Improved $\Delta \Sigma$ DAC linearity using data weighted averaging", IEEE International Symposium on Circuits and Systems 1995, pp 13-16.
[4] D. C. C. Samori, A. L. Lacaita, "Double-index averaing: a novel technique for dynamic element matching in $\Sigma-\Delta \mathrm{A} / \mathrm{D}$ converters", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 46, No. 4, January 1999, pp 353358.
[5] O. J. A. P. Nys, and R. K. Henderson, "An analysis of dynamic element matching techniques in sigma-delta modulation", IEEE International Symposium on Circuits and Systems 1996 Atlanta.
[6] O. Nys, and R. K. Henderson, "A 19-Bit low-power multibit sigma-delta ADC based on data weighted averaging", IEEE Journal of Solid State Circuits, Vol. 32, No. 7, July 1997, pp 933942.


[^0]:    * López -Holloway is holder of scholarship from CONACYT/Mexico under contract 182386

    This work is sponsored by CONACYT under project J45732-Y

